

### VIETNAM NATIONAL UNIVERSITY – HO CHI MINH CITY UNIVERSITY OF INFORMATION TECHNOLOGY

## SYLLABUS CE213 – DIGITAL SYSTEM DESIGN WITH HDL

### 1. GENERAL INFORMATION (Thông tin chung)

Course name (Vietnamese):	Thiết kế hệ thống số với HDL			
Course name (English):	Digital System Design with HDL			
Code:	CE213			
Type of course:	General course □; Basic IT course □;			
	Junior CE core course $\Box$ ; Senior CE core course $\blacksquare$ ; Graduating course $\Box$			
Deparment:	Faculty of Computer Engineering			
Instructor:	M.Eng. Ho Ngoc Diem			
Number of credits:	4			
Theory:	45			
Lab:	30			
Self-study:	90			
Prerequisite course(s):				
Pre-course(s):	Introduction to Digital Circuits, Digital Logic Design			

### 2. COURSE DESCRIPTION (Mô tả môn học)

This course aims to introducing the overview concepts of logic circuit design and fron-end IC design methods using hardware description language VHDL & Verilog.

### 3. COURSE GOALS (Mục tiêu môn học)

After completing this course, students can:

- Describe the steps of a digital IC design process and the role of hardware description language (HDL) in the digital design process. Know the design process based on ASIC and FPGA technology.

- Know Verilog hardware description language (mainly) and VHDL.

- Ability to design and use hardware description language to implement Digital designs at different descriptive levels.

- Ability to test the design by software through Testbench written in hardware description language.

Table 1.

Goal No.	Goal description [1]	Program outcomes [2]
Gl	Analyze, reason and solve problems of designing a digital system using HDL language	3.1, 3.2
<i>G2</i>	Have skills to learn and research to solve scientific problems	4.1
G3	Skill in analyzing, synthesizing and thinking digital systems	5.1
<i>G4</i>	Raising awareness of responsibility for work, complying with practices in labs	6.1
<i>G5</i>	Know and use specialized English for the subject.	9.2

## 4. COURSE LEARNING OUTCOMES (Chuẩn đầu ra môn học)

Table 2.

Course outcomes	Descriptions [2]	Level of teaching
[1]		[3]

<i>G1.1 (</i> 3.1.2 <i>)</i>	<b>Analyze</b> the functions and tasks of blocks in a given design	T,U
G1.2 (3.2.2)	<ul> <li>Plan and design the block diagram of the design from the statement of the problem.</li> <li>Describe, build and operate the system to check the design on software and hardware using HDL language</li> </ul>	T,U
G2 (4.1.1)	<b>Know</b> and <b>apply</b> different design flows of HDL language to solve scientific problems	I,T
G3 (5.1.1, 5.2.2)	Knowledge of digital systems for analyzing and synthesizing the most optimal problem.	I,T
G4 (6.1.1, 6.1.2)	Have a sense of responsibility for the work assigned and the issues of compliance with Lab internal rules. Have positive attitudes in learning.	I,T,U
G5 (9.2.1, 9.2.2)	<b>Understand</b> and use specialized English terms of the subject. Have ability to read professional documents in foreign languages.	I,T

## 5. COURSE CONTENT, LESSON PLAN (Nội dung môn học, kế hoạch giảng dạy)

## 1. Theory

Table 3.

Week (3	Contents [2]	Course	Activities [4]	Assess
lecture-		learning		ment
hours)		outcomes		elemen
[1]		[3]		t [5]

Week (3	Contents [2]	Course	Activities [4]	Assess
lecture-		learning		ment
hours)		outcomes		elemen
[1]	Chantar 0.	[3]	Duan anotion a stimition	t/5/
<i>[1]</i> Week 1	Chapter0:Introducingthesubject1.Introducethecourseplanandcourseplanandcourseoutline2.Introducetheclassroom3.Introducehow toassess the subjectChapter1:Introduction1.1.IntroducingHardwaredescriptionlanguageVHDL, and somerelated concepts1.2.Process of digitalIC design1.3.Designsupporttools	[3] G3, G5	Preparation activities:Teacher: Using the course website tool to inform the necessary information prepared for the subject including: subject lectures, lecturer information, and some notes before class- Inform students about the subject regulationsStudent: Download subject lectures, prepare subject and teacher's requirements on the 	<u>t [5]</u> A1, A4
			quartus 2, modelsim, synopsys	
Week 2	Chapter 2: Verilog - Basic concepts 2.1. Semantic conventions	G3, G5	<b>Teaching activities:</b> - Lecture the content in the slide of the lesson - Use practical examples to	A1,A4

<ul><li>2.2. Datatypes</li><li>2.3. Connection rules</li></ul>	learning outcomes [3]		ment elemen
<ul><li>2.2. Datatypes</li><li>2.3. Connection rules</li></ul>	outcomes [3]		elemen
<ul><li>2.2. Datatypes</li><li>2.3. Connection rules</li></ul>	[3]		<b>+</b> <i>[</i> 57
<ul><li>2.2. Datatypes</li><li>2.3. Connection rules</li></ul>			ι[J]
2.4. Introducing the design model (structure, behavior)		<ul> <li>Interpret students</li> <li>Evaluate points for students with active activities</li> <li>Teachers introduce the course projects to students.</li> <li>Learning activities: Listen to lectures and exchange knowledge related to the lesson</li> <li>Home activities: Students discuss to form groups and choose the project topic.</li> </ul>	
Chapter 3: Modules and hierarchical structure 3.1 Hierarchical structure 3.2 Module 3.3 Instance	G3, G5	<ul> <li>Teaching activities:</li> <li>Lecture for students the contents of the lesson</li> <li>Introduce to students practical examples of verilog language.</li> <li>Introduce a number of conventions commonly used in microchip companies</li> <li>Give students a short test (10-15 minutes): use verilog language to apply the knowledge of creating basic digital circuit modules learned from previous subjects such as: circuit, subtraction, translation circuit .</li> <li>Learning activities:</li> <li>Listen to lectures and exchange relevant knowledge. Do some example exercises in the slide, and do the test given by the instructor.</li> </ul>	A1,A4
	Chapter 3: Modules and hierarchical structure 3.1 Hierarchical structure 3.2 Module 3.3 Instance	Chapter 3: Modules and hierarchical structure 3.1 Hierarchical structure 3.2 Module 3.3 Instance	constructure, (structure, behavior)projects to students.Learning activities: Listen to lectures and exchange knowledge related to the lessonHome activities: Students discuss to form groups and choose the project topic.Chapter 3: Modules and hierarchical structure 3.1 Hierarchical structure 3.2 ModuleG3. G5G4G5G5Chapter 3: Modules and hierarchical structure 3.1 Hierarchical structure 3.3 InstanceG3. G5G6G6G6G7G8G9G

Week (3	Contents [2]	Course	Activities [4]	Assess
lecture-		learning		ment
hours)		outcomes		elemen
[1]		[3]		t [5]
			- Review the old lesson and prepare for the next lesson	
	Churong 4: Primitive Gates – Switches – User defined primitives 4.1. Primitive gates 4.2 Switches 4.3. User-defined primitives	G1.1, G5	Teaching activities: - Explain the contents of the lesson - Introduce to students practical examples of verilog language. - Introduce a number of conventions commonly used in microchip companies Learning activities: Listen to lectures and exchange relevant knowledge. Do some	A1,A4
Week 4			<ul> <li>example exercises in the slides.</li> <li>Test activities: <ul> <li>Require students to do</li> <li>exercises in class to get process</li> <li>points: using the knowledge in</li> <li>section 4.1, 4.2, 4.3 describe</li> <li>common circuits: decoding,</li> <li>coding, mux</li> <li>Use integrated tools to</li> <li>synthesize and compare results</li> <li>between methods (in case</li> <li>students have personal</li> <li>computers)</li> </ul> </li> </ul>	
			<ul> <li>Home activities:</li> <li>Teacher: Creating exercise activities on Moodle.</li> <li>Students: use the results in the exercises, write the simulation program and test on modelsim software, get the waveform analysis and submit the lesson to the moodle system.</li> </ul>	
	Chapter 5: Structure	G1.2,	<b>Teaching activities:</b>	
	model	G2,		
	5.1 Basic elements /	G5	- Lecture for students the	A1,A4
Week 5, 6	gates		content of the lesson	
	5.2 Transmission		- Check the progress of	
	delay (Pronagation		implementing the course	
	actury (110pagation		1	

Week (3	Contents [2]	Course	Activities [4]	Assess
lecture-		learning		ment
hours)		outcomes		elemen
[1]		[3]		t [5]
	delay): Inertial delay, Transport delay		project of students. Learning activities:	
	elements - UDP (or Truth table model for combinational and sequential circuits		- Listen to lectures and exchange relevant knowledge. Do some example exercises in the slides.	
	with Verilog) 5.4. Some design illustrations		- Report of project implementation progress: presenting the achieved results and difficulties in the implementation process	
			Test activities:	
			Teacher: Require students to do test # 2, evaluate process points.	
			SV: take a test and submit a paper copy	
			Home activities:	
			- Describe common digital circuits by different models.	
			- Use synthesis tools to synthesize, analyze results and compare differences.	
	Review		Teaching activities:	A1
			- Review the knowledge learned in half of the semester.	
			- Give students some exercises in previous chapters.	
Week 7			Learning activities:	
			-Listen to lectures and exchange relevant knowledge. Doing exercises in class	
			<b>Q&amp;A:</b> Teachers spend 15-20 minutes at the end of the session for the questions and	

Week (3	Contents [2]	Course	Activities [4]	Assess
lecture-		learning		ment
hours)		outcomes		elemen
		[3]	answers: check the learning status of students, assessing the ability of students to understand lessons in half semester. Answer questions and related issues from students.	L [3]
			Home activities:	
			<ul> <li>Teachers provide some homeworks for revision to prepare students for the midterm exams</li> <li>Students review the midterm exam</li> </ul>	
	Chapter 6: Behavior		Teaching activities:	
Week 8, 9, 10	Chapter 0. Behaviormodel6.1. Behavior modelbased on Booleanalgebra6.2. Continuousassignment6.3. Expressions inVerilog6.4. Level-sensitivecircuits and Latch inVerilog6.5. Cycle behaviormodel - "always"block6.6. Procedureassignment6.7. Behavior modelof some commonairquits	G1.2, G2, G5	<ul> <li>Introducing the behavioral model, comparing the advantages and disadvantages of the behavioral model to the structural model learned in the previous lessons.</li> <li>Provide practical examples to help students understand better.</li> <li>Students: listening to lectures, exchanging relevant opinions.</li> <li>Test activities: Teacher: Let the students take the test No. 3 to evaluate the process score. Content of the test: using behavioral model to implement common digital circuits: addition, subtraction, comparison, decoding, coding </li> </ul>	A1,A4
	6.8. Related design issues		Home activities: - Teacher: create online test number 2 for students on the course website. Content: Using behavioral model to perform circuits designed in test number 1	

Week (3	Contents [2]	Course	Activities [4]	Assess
lecture-		learning		ment
hours)		outcomes		elemen
		[3]	Students need to present the full design, analysis of simulation results, synthesis on the software - Students implement design, write simulation programs, and synthesize. Write a report of the results, and submit it to the course website on time	t [3]
Week 11	Chapter 7: State machine 7.1 Design Moore- style state machine 7.1 Design Mealy- type state machine	G1.2, G2, G5	<ul> <li>Teaching activities:</li> <li>Check the progress of students' course project implementation. Evaluate the results, and propose students to take the next steps to complete the best results.</li> <li>Introduce students to state machine knowledge and use HDL language to describe a state machine</li> <li>Learning activities:</li> <li>Report the progress of project</li> </ul>	A1,A4
			<ul> <li>implementation <ul> <li>Listen to lectures and talk</li> <li>with teachers about related</li> <li>knowledge</li> </ul> </li> <li>Home activities: <ul> <li>Teacher: Let students use</li> <li>verilog language to design a</li> <li>state machine. Use tools to</li> <li>simulate, and analyze synthesis</li> <li>results</li> </ul> </li> <li>Students: Do homework,</li> <li>submit design results with hard copies</li> </ul>	
Buổi 12	Chương 8: Functions and Tasks 8.1 Function 8.2 Task 8.3 Generate structure	G1.2, G2	Teaching activities: - Lecture the contents of the lesson - Analyze and give practical examples about the difference and similarity between functions and tasks. - Use the generate structure Learning activities:	A1,A4

Week (3	Contents [2]	Course	Activities [4]	Assess
lecture-		learning		ment
hours)		outcomes		elemen
[1]		[3]		t [5]
			Listening to lectures, exchanging relevant opinions.	
			Home activities: -Students review the lesson, prepare a lesson for chapter 9.	
	Chapter 9:	G1.2, G2	Teaching activities:	
	Simulation /			
W 1 12	Functional Verification 9.1 Introducing test plan 9.2 Testbench		<ul> <li>Introduce students simulation process, circuit test, and introduce practical examples.</li> <li>Guide students to use testing and simulation tools.</li> </ul>	A1,A4
	<ul><li>9.3. Techniques to create testcase</li><li>9.4 Simulation of the circuit</li></ul>		- Share practical experience in the simulation process and checking digital circuits	
	9.5 Introducing Coverage 9.4 Test method		-Remind students to complete the course project. Introduce some rules and regulations in the project report process.	
			-Guide students to present, and write reports for course projects.	
			Learning activities:	
			- Listen to lectures and exchange relevant knowledge.	
			- Use personal computers to follow teachers' instructions.	
			Home activities:	
			Students complete the course projects.	
Week 14	Report course projects	G1.1, G1.2, G2, , G3, G5	<ul> <li>Students report the results of the course project implementation</li> <li>Teachers and students discuss questions related to the content of the subject</li> </ul>	A1

Week (3	Contents [2]	Course	Activities [4]	Assess
hours)				elemen
[1]		[3]		t [5]
			- Teacher summarize the	
			results of the project	
			implementation, give the pros	
			and cons of the students to	
			promote their strengths and	
			learn from the shortcomings.	
		G1.1,	<b>Teaching activities:</b>	
	_	G3	- Teachers review the learned	
	Ôn tập		knowledge, note important	A1
			knowledge	
Week 15			- Give students to do some	
WEEK 15			sample exercises, explain,	
			analyze, and guide how to do it	
			Learning activities:	
			Students do exercises in class,	
			exchange issues and questions.	

## 2. Lab (Thực hành)

Table 4.

Week	Contents [2]	Course	Activities [4]	Assessm
(X		learning		ent
hours)		outcomes		element
[1]		[3]		[5]

Week	Contents [2]	Course	Activities [4]	Assessm
(X		learning		ent
hours)		outcomes		element
 Lab 1	Instructions for practicing IC design using verilog on modelsim	[3] G1.2, G2, G4	Teach: Instructors explain to students the meaning of the exercise, guide students how to perform lab. Study in class: Students practice and verify the results at the class Study at home: Students read exercise and prepare in advance.	A3
Lab 2	Practice 2: Sequential circuit design by finite state machine model	G1.2, G2, G4	Teach: Instructors explain to students the meaning of the exercise, guide students how to perform lab. Study in class: Students practice and verify the results at the class Study at home: Students read exercise and prepare in advance.	A3
Lab 3	ALU Design	G1.2, G2, G4	Teach: Instructors explain to students the meaning of the exercise, guide students how to perform lab. Study in class: Students practice and verify the results at the class Study at home: Students read exercise and prepare in advance.	A3
Lab 4	Design simple datapath	G1.2, G2, G4	Teach: Instructors explain to students the meaning of the exercise, guide students how to perform lab. Study in class: Students practice and verify the results at the class Study at home: Students read exercise and prepare in advance.	A3
Lab 5	Design Control unit	G1.2, G2, G4	Teach: Instructors explain to students the meaning of the exercise, guide students how to perform lab. Study in class: Students practice and verify the results at the class Study at home: Students read exercise and prepare in advance.	A3
Lab 6	Design simple processor	G1.2, G2, G4	<b>Teach:</b> Instructors explain to students the meaning of the exercise, guide students how to	A3

Week (X hours) [1]	Contents [2]	Course learning outcomes [3]	Activities [4]	Assessm ent element [5]
			perform lab. Study in class: Students practice and verify the results at the class Study at home: Students read exercise and prepare in advance.	

# 6. COURSE ASSESSMENT (Đánh giá môn học)

Table 5.

Assessment element [1]	Course learning outcomes (Gx) [2]	Percentage (%) [3]
A1. Others (In-class test, attendance, presentation)	G4, G5	20%
A2. Mid-term exam		0%
A3. Lab	G1.2, G2, G4	30%
A4. Final exam	G1.1, G1.2, G2, G3, G5	50%

### 1. Rubric assessment for A1

	8-10	6-8	4-6	0-3	0
Tests at class (5%)	Complete all tests in class.	Complete 75% of classroom tests.	Complete 50% of classroom tests.	Complete under 50% of classroom tests.	Don't take the test.
Homework(5%)	Complete all homeworks	Complete 75% homeworks	Complete 50% homeworks	Complete under 50% homeworks	Don't do homeworks.
Course projects (10%) The content of the project depends on each topic given by the lecturer during the semester.' Students will select the topic in the 3rd week of the semester, the duration of 10 weeks	Good report completion: - Full progress report - Presenting the content of the report fully and properly - Complete protection of the course project and answering the questions well.	Report completion: - Full progress report -Presentation of content has some minor errors. - Completing the protection of the project, not answering the questions well	Report completion: - There are reports of progress - A sketchy report - Not well protection of the report.	Incomplete the report: - Have progress reports - The report has not been completed. - Do not protect the project.	Don't perform the project.

## 2. Rubric assessment for A2

### 3. Rubric assessment for A3

	8-10	6-8	4-6	0-3	0
Lab 1 (5%)	Design and complete simulation of the sequential circuit	Complete design of the sequential circuit. Not complete the simulation of the design.	Pepare the lesson at home.	Don't prepare the lesson at home.	No attendance
Lab 2 (5%)	Design and complete simulation of the sequential circuit under state machine model.	Complete design of the sequential circuit under state machine model. Not complete the simulation of the design	Pepare the lesson at home.	Don't prepare the lesson at home.	No attendance
Bài thực hành số 3 (5%)	Design and complete simulation of the ALU 4 bit.	Complete design of the ALU 4 bit. Not complete the simulation of the design.	Pepare the lesson at home.	Don't prepare the lesson at home.	No attendance
Lab 4 (5%)	Design and complete simulation of the dataparh for a simple MIPS processor.	Complete design of the datapath for a simple MIPS processor. Not complete the simulation of the design.	Pepare the lesson at home.	Don't prepare the lesson at home.	No attendance
Lab 5 (5%)	Design and complete simulation of	Complete design of the simple Control unit	Pepare the lesson at home.	Don't prepare the lesson at	No attendance

	the simple Control unit for a simple MIPS processor.	for a simple MIPS processor. Not complete the simulation of the design.		home.	
Lab 6 (5%)	Design and complete simulation of a simple processor using Verilog.	Complete design of a simple processor using Verilog. Not complete the simulation of the design.	Pepare the lesson at home.	Don't prepare the lesson at home.	No attendance

General knowledge about HDL	8-10	6-8	4-6	0-3	0
Process of digital system design	List and fully explain the process of designing digital circuit system.	List advantages and disadvantages between the traditional methods of designing a digital system and today's method. Explain common terms used in the digital system design process	Correctly explain less than 50% of the common terms.	List but not fully explain the process of designing digital circuit system numbers.	Cannot describe process of designing digital circuit system.
General knowledge about HDL	Using the Primitive gates, UDP to design common combinational and sequential circuits: mux, decoder, adder, sub, encoder, counter	Using the Primitive gates, UDP to design common combinational and sequential circuits: mux, decoder, adder, sub, encoder, counter	Compare the difference between HDL hardware description language and programming language. Understand the basic concepts of verilog hardware description language. Not design or design incorrectly common combinational and sequential circuits.	List at least 3 popular HDL languages Cannot compare between the HDL hardware description language and the programming language. Don't understand the basic concepts of verilog language	Can only list 1-2 basic hardware description languages

V 1 1	Understand	Understand and	Understand	Understand	Cannot
Knowledge	and apply	apply effectively	and apply	but cannot	understand
	effectively	structural model	structural	apply	structural
structural	structural	in designing	model in	structural	model in
model	model in	combinational	designing	model in	designing
	designing	and sequential	combinational	designing	combinational
	combinational	circuits.	and sequential	combinational	and
	and sequential	Design popular	circuits.	and sequential	sequential
	circuits.	digital circuits		circuits.	circuits.
	Design	such as mux,	Design 40-		
	popular digital	decoder, adder,	50% popular		
	circuits such	sub, encoder,	digital circuits		
	as mux,	counter and	such as mux,		
	decoder,	some other basic	decoder,		
	adder, sub,	circuits using	adder, sub,		
	encoder,	structural model.	encoder,		
	counter and	However, there	counter and		
	some other	are still small	some other		
	basic circuits	errors in design	basic circuits		
	using	process.	using		
	structural		structural		
	model		model.		
Knowledge about behavioral model	Understand and apply effectively behavioral model in digital system design.	Understand and apply effectively behavioral model in digital system design.	Understand and apply behavioral model in digital system design.	Understand behavioral model in digital system design.	Don't understand behavioral model in digital system design.
	Design popular digital circuits such as mux, decoder, adder, sub, encoder, counter and some other basic circuits using behavioral	Design popular digital circuits such as mux, decoder, adder, sub, encoder, counter and some other basic circuits using behavioral model.However, there are still small errors in	Design 40- 50% popular digital circuits such as mux, decoder, adder, sub, encoder, counter and some other basic circuits using behavioral	Cannot design popular digital circuit using behavioral model.	
	model	design process.	model.		

Use state machine to design digital circuits.	Use Verilog to describe correctly Moore/Mealy State Machine.	Use Verilog to describe correctly 80% Moore/Mealy State Machine.	Use Verilog to describe correctly 50% Moore/Mealy State Machine.	Understand concept and differentiate between Moore and Mealy state machine. Cannot design Moore/Mealy State Machine using Verilog	Don't understand concept of state machine.
---	--	--	---	---	---

### 7. COURSE REQUIREMENTS AND EXPECTATIONS (Quy định của môn học)

Class attendance: according to the general rule of the school

- Lab:

o Students attend full practice sessions according to instructors (GVHD). Students must prepare sections 1 through 3 in the "Practical Instructions" file before going to class. Instructors will check the preparation of the students in the first 15 minutes of the class (if there is no preparation, student is assumed to be absent in that lab).

o Students must run their design on ModelSim simulation software to check the design, then the instructor will check to complete the exercise.

o Details of the rules will be described in the practical guide

- Course project: students register as a group for a certain topic under the instructor's instructions.

- Actively do small exercises in class, and complete homework assignments

- Students read the slides of the course and the materials required by the instructor before each lesson.

### 8. COURSE MATERIALS (Tài liệu học tập, tham khảo)

### **Textbook:**

1. Micheal D. Ciletti, *Advanced Digital* Design *with the Verilog HDL*, 2nd Edition, Prentice Hall, 2010.

### **Reference books:**

- Vũ Đức Lung, Lâm Đức Khải, Phan Đình Duy, Giáo Trình Ngôn Ngữ Mô Tả Phần Cứng Verilog, Đại Học Công Nghệ Thông Tin, Đại học Quốc Gia Thành Phố Hồ Chí Minh.
- 2. IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001), *IEEE Standard for Verilog Hardware Description Language*
- 3. D. R. Smith, P. D. Franzon, Verilog styles for synthesis, Prentice Hall 2000
- 4. Zainalabedin Navabi (2006). Verilog Digital System Design. McGraw-Hill
- 5. Samir Palnitkar (2003). Verilog HDL 2nd Edition. Prentice Hall,
- 6. Volnei A. Pedroni (2004). Circuit Design with VHDL. The MIT Press

### 9. SOFTWARE, TOOLS (Phần mềm, công cụ hỗ trợ thực hành)

- 1. Altera (Web Edition version). Quartus II (Version 13.0)
- 2. Terasic. *DE2 board*

## **Faculty Head**

(Ký và ghi rõ họ tên)

# HCMC, Jan 15<sup>th</sup> 2019 Instructor

(Ký và ghi rõ họ tên)